

Distributed by:



www.Jameco.com ♦ 1-800-831-4242

The content and copyrights of the attached
material are the property of its owner.



Precision Monolithic Quad SPST CMOS Analog Switches

FEATURES

- 44-V Supply Max Rating
- ± 15 -V Analog Signal Range
- On-Resistance— $r_{DS(on)}$: 25 Ω
- Fast Switching— t_{ON} : 110 ns
- Ultra Low Power— P_D : 0.35 μ W
- TTL, CMOS Compatible
- Single Supply Capability

BENEFITS

- Widest Dynamic Range
- Low Signal Errors and Distortion
- Break-Before-Make Switching Action
- Simple Interfacing

APPLICATIONS

- Precision Automatic Test Equipment
- Precision Data Acquisition
- Communication Systems
- Battery Powered Systems
- Computer Peripherals

DESCRIPTION



The DG411 series of monolithic quad analog switches was designed to provide high speed, low error switching of precision analog signals. Combining low power (0.35 μ W) with high speed (t_{ON} : 110 ns), the DG411 family is ideally suited for portable and battery powered industrial and military applications.

To achieve high-voltage ratings and superior switching performance, the DG411 series was built on Vishay Siliconix's high voltage silicon gate process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks input voltages up to the supply levels when off.

The DG411 and DG412 respond to opposite control logic as shown in the Truth Table. The DG413 has two normally open and two normally closed switches.



FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE		
Logic	DG411	DG412
0	ON	OFF
1	OFF	ON

Logic "0" ≤ 0.8 V
Logic "1" ≥ 2.4 V

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE		
Logic	SW ₁ , SW ₄	SW ₂ , SW ₃
0	OFF	ON
1	ON	OFF

Logic "0" ≤ 0.8 V
Logic "1" ≥ 2.4 V

ORDERING INFORMATION

ORDERING INFORMATION		
Temp Range	Package	Part Number
DG411/412		
−40 to 85°C	16-Pin Plastic DIP	DG411DJ
−40 to 85°C		16-Pin Narrow SOIC
	DG411DY	
	DG412DY	
−55 to 125°C	16-Pin CerDIP	DG411AK, DG411AK/883, 5962-9073101MEA
		DG412AK, DG412AK/883, 5962-9073102MEA
	LCC-20	DG411AZ/883, 5962-9073101M2A
		5962-9073102M2A
DG413		
−40 to 85°C	16-Pin Plastic DIP	DG413DJ
	16-Pin Narrow SOIC	DG413DY
−55 to 125°C	16-Pin CerDIP	DG413AK, DG413AK/883, 5962-9073103MEA
	LCC-20	5962-9073103M2A

ABSOLUTE MAXIMUM RATINGS

V+ to V-	44 V
GND to V-	25 V
V _L	(GND -0.3 V) to (V+) +0.3 V
Digital Inputs ^a , V _S , V _D	(V-) -2 V to (V+) +2 V or 30 mA, whichever occurs first
Continuous Current (Any Terminal)	30 mA
Peak Current, S or D (Pulsed 1 ms, 10% Duty Cycle)	100 mA
Storage Temperature	(AK, AZ Suffix) -65 to 150°C
	(DJ, DY Suffix) -65 to 125°C

Power Dissipation (Package) ^b	
16-Pin Plastic DIP ^c	470 mW
16-Pin Narrow SOIC ^d	600 mW
16-Pin CerDIP ^e	900 mW
LCC-20 ^e	900 mW

Notes:

- Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads welded or soldered to PC Board.
- Derate 6 mW/°C above 25°C
- Derate 7.6 mW/°C above 75°C
- Derate 12 mW/°C above 75°C





SPECIFICATIONS ^a									
Parameter	Symbol	Test Conditions Unless Specified V ₊ = 15 V, V ₋ = -15 V V _L = 5 V, V _{IN} = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	A Suffix -55 to 125°C		D Suffix -40 to 85°C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		-15	15	-15	15	V
Drain-Source On-Resistance	r _{DS(on)}	V ₊ = 13.5 V, V ₋ = -13.5 V I _S = -10 mA, V _D = ± 8.5 V	Room Full	25		35 45		35 45	Ω
Switch Off Leakage Current	I _{S(off)}	V ₊ = 16.5 V, V ₋ = -16.5 V V _D = ± 15.5 V, V _S = ∓ 15.5 V	Room Full	± 0.1	-0.25 -20	0.25 20	-0.25 -5	0.25 5	nA
	I _{D(off)}		Room Full	± 0.1	-0.25 -20	0.25 20	-0.25 -5	0.25 5	
Channel On Leakage Current	I _{D(on)}	V ₊ = 16.5 V, V ₋ = -16.5 V V _S = V _D = ± 15.5 V	Room Full	± 0.1	-0.4 -40	0.4 40	-0.4 -10	0.4 10	
Digital Control									
Input Current, V _{IN} Low	I _{IL}	V _{IN} Under Test = 0.8 V	Full	0.005	-0.5	0.5	-0.5	0.5	μA
Input Current, V _{IN} High	I _{IH}	V _{IN} Under Test = 2.4 V	Full	0.005	-0.5	0.5	-0.5	0.5	
Dynamic Characteristics									
Turn-On Time	t _{ON}	R _L = 300 Ω, C _L = 35 pF V _S = ± 10 V See Figure 2	Room Full	110		175 240		175 220	ns
Turn-Off Time	t _{OFF}		Room Full	100		145 160		145 160	
Break-Before-Make Time Delay	t _D	DG413 Only, V _S = 10 V R _L = 300 Ω, C _L = 35 pF	Room	25					
Charge Injection	Q	V _g = 0 V, R _g = 0 Ω, C _L = 10 nF	Room	5					pC
Off Isolation ^e	OIRR	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz	Room	68					dB
Channel-to-Channel Cross-talk ^e	X _{TALK}		Room	85					
Source Off Capacitance ^e	C _{S(off)}	f = 1 MHz	Room	9					pF
Drain Off Capacitance ^e	C _{D(off)}		Room	9					
Channel On Capacitance ^e	C _{D(on)}		Room	35					
Power Supplies									
Positive Supply Current	I ₊	V ₊ = 16.5 V, V ₋ = -16.5 V V _{IN} = 0 or 5 V	Room Full	0.0001		1 5		1 5	μA
Negative Supply Current	I ₋		Room Full	-0.0001	-1 -5		-1 -5		
Logic Supply Current	I _L		Room Full	0.0001		1 5		1 5	
Ground Current	I _{GND}		Room Full	-0.0001	-1 -5		-1 -5		







SPECIFICATIONS^a FOR UNIPOLAR SUPPLIES

Parameter	Symbol	Test Conditions Unless Specified V+ = 12 V, V− = 0 V V _L = 5 V, V _{IN} = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	A Suffix −55 to 125°C		D Suffix −40 to 85°C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full			12		12	V
Drain-Source On-Resistance	r _{DS(on)}	V+ = 10.8 V, I _S = −10 mA V _D = 3 V, 8 V	Room Full	40		80 100		80 100	Ω
Dynamic Characteristics									
Turn-On Time	t _{ON}	R _L = 300 Ω, C _L = 35 pF V _S = 8 V, See Figure 2	Room Hot	175		250 400		250 315	ns
Turn-Off Time	t _{OFF}		Room Hot	95		125 140		125 140	
Break-Before-Make Time Delay	t _D	DG413 Only, V _S = 8 V, R _L = 300 Ω, C _L = 35 pF	Room	25					
Charge Injection	Q	V _g = 6 V, R _g = 0 Ω, C _L = 10 nF	Room	25					pC
Power Supplies									
Positive Supply Current	I+	V+ = 13.5, V _{IN} = 0 or 5 V	Room Hot	0.0001		1 5		1 5	μA
Negative Supply Current	I−		Room Hot	−0.0001	−1 −5		−1 −5		
Logic Supply Current	I _L		Room Hot	0.0001		1 5		1 5	
Ground Current	I _{GND}		Room Hot	−0.0001	−1 −5		−1 −5		


Notes:

- Refer to PROCESS OPTION FLOWCHART.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- V_{IN} = input voltage to perform proper function.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



SCHEMATIC DIAGRAM (TYPICAL CHANNEL)






FIGURE 1.




TEST CIRCUITS



* $V_S = 10\text{ V}$ for t_{ON} , $V_S = -10\text{ V}$ for t_{OFF}

Note: Logic input waveform is inverted for switches that have the opposite logic sense control

FIGURE 2. Switching Time

TEST CIRCUITS

FIGURE 3. Break-Before-Make (DG413)

FIGURE 4. Charge Injection

FIGURE 5. Crosstalk

TEST CIRCUITS




FIGURE 6. Off Isolation




FIGURE 7. Source/Drain Capacitances

APPLICATIONS

Single Supply Operation:

The DG411/412/413 can be operated with unipolar supplies from 5 V to 44 V. These devices are characterized and tested for unipolar supply operation at 12 V to facilitate the majority of applications. In single supply operation, V+ is tied to V_L and V- is tied to 0 V. See Input Switching Threshold vs. Supply Voltage curve for V_L versus input threshold requirements.

Summing Amplifier

When driving a high impedance, high capacitance load such as shown in Figure 8, where the inputs to the summing amplifier have some noise filtering, it is necessary to have shunt switches for rapid discharge of the filter capacitor, thus preventing offsets from occurring at the output.




FIGURE 8. Summing Amplifier